## What is Claimed is:

1. During the testing of the operation of processing 2 unit, a system for identifying the occurrence of a new 3 secondary code execution start point condition in the 4 pipeline flattener, the system comprising:

timing trace apparatus responsive to signals from the processor unit, the timing trace apparatus generating a timing trace stream;

program counter trace apparatus responsive to signals
from the processing unit, the program counter trace
apparatus generating a program counter trace stream; and
synchronization apparatus applying periodic signals to

the timing trace apparatus and to the program counter trace apparatus, the periodic signals resulting in periodic sync markers in the timing trace stream and in the program

15 counter trace stream.

16 wherein the program counter apparatus trace 17 responsive to a new secondary code execution start point signal, the program counter trace apparatus generating a 18 19 sync marker signal group identifying the occurrence of the 20 secondary code execution start point signal new relating the beginning of new secondary code execution 21 start point to the timing trace stream and to the program 22 23 code execution.

1 2. The system as recited in claim 1 wherein the

- marker signal group includes a program counter address, a
- 3 timing index and a periodic sync ID.

4

2

- 5 3. The system as recited in claim 1 further
- 6 comprising:
- 7 data trace apparatus responsive to signals from the
- 8 processing unit, the data trace apparatus generating a data
- 9 trace stream, wherein the periodic signals are applied to
- 10 the data trace apparatus resulting in periodic sync markers
- 11 in the data trace stream; and
- a host processing unit, the host processing unit
- 13 responsive to the timing trace stream, the program counter
- 14 trace stream and the data trace stream, the host processing
- 15 unit reconstructing the processing activity of the
- 16 processing unit from the trace streams.

- 18 4. The method for communicating an occurrence of a
- 19 new secondary code execution start point signal from a
- 20 target processor unit to a host processing unit after
- 21 return from an original secondary code execution sequence,
- 22 the method comprising:
- generating a timing trace stream, a program counter
- 24 trace stream, and data trace stream, and
- in the program counter trace stream, including a
- 26 program code start point sync marker signal group
- 27 indicating an occurrence of a new secondary code execution

1 start point signal and relating the signal occurrence to

the data trace stream and to the timing trace stream.

3

- 4 5. The method as recited in claim 4 further
- 5 including:
- 6 including periodic sync markers in the timing trace
- 7 stream and in the program counter trace stream; and
- 8 including in the new secondary code execution start
- 9 point sync marker reference to a periodic sync marker.

10

- 11 6. In a processing unit test environment wherein a
- 12 target processor transmits a plurality of trace streams to
- 13 a host processing unit, a new secondary code execution
- 14 start point sync marker signal group in a trace signal
- 15 stream, the marker signal group comprising:
- 16 indicia of the occurrence of a new secondary code
- 17 execution start point signal;
- indicia of the relationship of the occurrence of the
- 19 new secondary code execution start point signal to the
- 20 target processor clock; and
- 21 indicia of the relationship of the occurrence of the
- 22 new secondary code execution start point signal to the
- 23 target processor program execution.

- 7. In a target processing unit generating trace test
- 26 signals for transfer to a host processing unit, a program
- 27 counter trace generation apparatus comprising:

1 sync marker assembly apparatus, the sync marker 2 assembly apparatus including: 3 a storage unit; a decoder unit responsive to a new secondary code 4 execution start point signal for storing an indicia of the 5 6 new secondary code execution start point signal in the 7 storage unit, the decoder unit generating a control signal; 8 a gate unit having a timing index, a periodic 9 sync signal, and a program counter address, the gate unit 10 storing the timing index, the periodic sync signal and the program counter address in the storage unit in response to 11 12 the control signal; and 13 a FIFO unit, the storage unit transferring the 14 stored signals to the FIFO unit in the form of a program

15 16

17 8. The program counter trace apparatus as recited in 18 claim 7 responsive to a selected control signal for 19 transferring the new secondary code execution start point 20 sync marker in the FIFO unit to an output port of the 21 target processor.

code start point sync marker.

22

9. The program counter trace apparatus as recited in claim 8 wherein the apparatus can form a periodic sync marker in response to a periodic sync signal.

1 10. The program counter trace apparatus as recited in 2 claim 9 wherein the new secondary code execution start 3 point signal indicates the change from a first instruction 4 code sequence to a second instruction code sequence exiting 5 the pipeline flattener.

6

11. The program counter trace apparatus as recited in claim 10 wherein the first instruction code sequence is an original interrupt service routine code and the second instruction sequence is a new interrupt service routine.